


- Gaurar Chaulagain - Digital Logic 2065 1. Draw a block diagram, truth table and logical circuit of a 16x1 multiplexer working principle: Block diagram: OGSPOT.CO DE Da 16 X 1 D8 Multiplexer DI D12 D13 DIY DIS Working principle: A multiplexer is a combinational circuit that allows digita information from several sources to be vouled on a single line of transmit It accepts data from any input sources for transmission over a common shared line. mux has veveral data input lines and a single output line and selection switches which permits digital data on any one of the inpuls-to be switched to the output lines. A MUX has 2ⁿ inpuls and 'n' select bits.


da da	MU> tat int ta ou ect bit	urs E utput	= 1 .		
Truth Table:			de agreement de la companya de la c	the contract of the contract o	
S 1 - 1/ D	So	Sı	S ₂	S ₃	- Vo solocká
Data VP Do	0	೦	٥	0	$D_0 \overline{S_0} \overline{S_1} \overline{S_2} \overline{S_3} \Rightarrow D_0 \text{ selected}$
D ₁	0	0	0	The state of the s	$D_0 \subseteq S_0 \subseteq S_1 \subseteq S_2 \supseteq D_1$ selected
D ₂ .	p;	0		0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
D ₃	O _t	O		l .	$D_3 \stackrel{5_0}{S_0} \stackrel{5_1}{S_1} \stackrel{5_2}{S_2} \stackrel{5_3}{S_3} \Rightarrow D_3$ selected $D_4 \stackrel{5_0}{S_0} \stackrel{5_1}{S_2} \stackrel{5_2}{S_2} \stackrel{5_3}{S_3} \Rightarrow D_4 \text{selected}$
Dy	O'*	<u>J</u>	0	0	D ₄ S ₀ S ₂ S ₂ S ₃ = D ₇ selected D ₅ S ₀ S ₁ S ₂ S ₃ = D ₇ selected
Dr	0	1	0	1.0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
D ₆	-0	• 1		D.	D ₄ S ₀ S ₁ S ₂ S ₃ =) D ₄ selected
Dg	σ	1	1		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
D _A	i j	٥	ຸ້ ()	0	Dg So S1 S2 S3 =) Dg seketted
	1	0	0		D ₁₀ S ₀ S ₁ S ₂ S ₃ = D ₁₀ selected
Dio	i i	Ø	1	. 0	n & E so so =) Di selected
Din:	t ess	0	1	· 1	D ₁₁ So S ₁ S ₂ S ₃ =) D ₁₂ select
D ₁₂			0	Ø	D ₁₃ So S ₁ 32 -3 9 D ₁₃ Select
D ₁₃	1	1	0		Diy So Si Sz 53 = Diy selec
D13	18 18 18 18 18 18 18 18 18 18 18 18 18 1			6	Dig Sc S1 S2 S3 =) Dig select
				1	US 25 27 27 2115
Dic					
ogic circult:					
	ė,			The second second	









Here, 4 plippings are connected with CP applied to Cinput of the first pupplop (FFO) which is always the least significant bit. The second flepflop (FFI) is toggered by Qo [Output of FFo] . FFo changes strete ou positive going edge of clock pulse but EFI changes only when triggered by positive going transition of Qo. sinco, transition of input cp and Qo can never occur exactly at the same time, The two plipplops are never simultaneously triggered an likewise, in the same way with similar manner FFz, FF3 are triggered and the counter operation is asynchronous. The 4-bit ripple counter has 16 states because of 4-fle ups. This is an up-counter which counts from 0 to 15 - where, · Qo is complemented at every court pulse · Q₂ is complemented only when Q₀ goes from 1 to 0. outes os . Design Half adder logic circuit only using NOR gate. Half adder is a combinational circuit that performs addit f 2 binary bits. Inputs. Coulpuls) MA. --- MA carry fig. Block diagram



5. Convert the following decimal numbers Octal number:	into	nexadecimal	and
5. Convert the following accume			
(a) 304		55	
converting into octal:			Total
8 304 → 0 ↑			
$\beta 38 \rightarrow 6$			
$4 \rightarrow 4$			
∴ (304) ₁₀ < (460) _g ;			
Converting into hexadecimal:			
16/304 → 0 ↑			
,, l6 19 -> 3			
$I\longrightarrow 1$			
-'- (304) ₁₀ = (130) ₁₆			
		100.443	
(Б) 22.4			
converting into octal;			
8 224 → D 7			
$\begin{array}{c c} & 28 \rightarrow 4 \\ \hline & 3 \rightarrow 3 \end{array}$			
$(224)_{10} = (340)_{8}$			
			ti pe
Converting into hexadecimal;			
16 224 -> 0 1			
16 224 -> 0 7 14 -> 14 7			
: (224) = (140) 16			
10 - 17 - 16 - 1			






what is combinational circuit? What are its important features? combinational circuit consuls of logic gates whose output at any fine is determined by combining the values of the applied inputs using logic operators. Performs an operation that can be specified logically by a set of boolean expressions. It consists of input variables, output variables, logic pater and inferconnations which accepts signals from the input and generator signals at the output for 'n' input variables, there are '2", possible input combinations. (n) inputs ; (m 1 outputs) Characteristics: i) The oeutput of combinational circuit at any instant of time, depends only on the levels present at input ferminals.

ii) The combinational circuit does not use any memory. The previous state of input idoes not have any effect on present state of the output. iii) A combinational circuits can have 'n' number of impute and m'no. of outputs. 9. Describe the Clocked RS flipplop


3. A basic flipplop in an asynchronous sequential circuit which ho no clock pulse & by adding gates to the input up the basic circuits. The slipplop can be made to respond to the input levels during the occurance a clock pulse. A clocked es phippiop consists of basic NOR phippiops and two NAND gates to basic NAND flippiops and two NAND gates.

The outputs of two MAND gates remain at 0 as long as CP is 0 regardless of S and R input values when CP goes 1, information from S and R inputs is allowed to reach the basic flip flop. The SET state is reached with S=0, R=1 and CP=1. CLEAR state is reached with S=0, R=1 and CP=1- If S=1 and R=1, the occurance of clockpulse causes both output to momentarily gots 0. This is called inderminate state eend how to be practically avoided. If so and RO, the flipplop retains the previous state. fig. clocked R8 jup using basic flipflesp and AND getter 11. What are shift register operations? shift register in a register capable of shifting its binary infor mation either to the right or to the left. The logical configuration of a shift register consists of a chain of plipplops connected in a cancacter with the output of one flipplop connected its the input of another flip.


All plipplops recieues on common clock pulse.




Gaurar Chaulagain
- Digital Logic .
2066
1. Design the 4-bit Synchronous up/down counter with firing diagram, logic diagram and truth table.
logic diagram and truth table. The is a counter, that is capable, of proceeding in other directions through a certain sequence which is also called bi-directional counter.
A 4-bit counter that advances upward through its vequence 0,1,2,3,
6 5,6,7,8,9,10,11,12,13,14,15 & then downwards till from 15 till 0:
upldown counter can be reversed at any point in their sequence.
Per example:
0,1,2,3,4,5, 4,3,2, 3,4,5,6,7, 6,5,4, 5,6,7
up down up.
Binary sequence:
0 0 Dawn
2
3





3. Design	B de	åmal	adder	with	Logic	diagram	and	mutta	tala	e	
3					own a company of			The same of the sa	-		
<u> </u>	1 BCD	adde	r 15 6	a cire	wit th	iad adds	teus	BCD	digit	s in	
parallel	and	myrd 11	MA A	mua	of d	igits a	loo in	PCD	<u>u</u> p	to g	i-e.
0 40 9	. The	con	respond	ing 1	BCD is	identical	to t	he b	inary	ِمعر:	no .
correction	n is v	equire	d.	U							n n
	The second second second			t bi	nary v	oun is go	reater.	than:	. 19	i e 2	.001.0
the Bo	D sum	ોડ	not e	quival	ent to	the bina	ny sau	un ∴ S	0) C	oned	hen is
Mani ad		II. e	addition	$\mathbf{n} = \mathbf{o}$	e binan	y 16° [on and a	01107	j to	the"	binan	sun
Popularia	1,6	to the	BcD	repi	resentation	on and o	clso p	roduc	es re	guire	d camy
The	@s.io-061		an ha	der	ived f	om the	meth !	table			
	ALL STREET	And the second of the second of the			FERNALL		· A				
	(0000	V(.	1-10:11)		150 0 0 T	output of	the Add	ition			
	(1001)	<u>:</u> المارز		1 April 1	<u> </u>	10-1	2).	F 200 2 5			
	(800)	s) (u	And the second s	der, -		(0-1) in value (1+8)=0 when (nax value	of (A	tB)=(9+9) =	<u>-</u> ۱۶.
		s)	\rightarrow		راه ا	(A+B)=0 when,	nasider	ina c	ami'	10-1	9)
				\$4\37.\ 				<u>.</u>	0.		
•								<u></u>			
Decimal			nany .			A G E L TO TO THE TOTAL TO GO	CD -SI		~	<u> </u>	
	∘	S3*	S.*	S,*			്ടു 0	- O		ಿ	
0 1	0	Ó	0	0	1	0	i o	o .	O/_	1	
2	0	0	0	1	0	0	0	o	i i	0 1	
3 '4	0	. O		0 7	0	0	0		0	0	
<u> </u>	0	0	1	0	1 0	0	<u>0</u>	<u>. 1</u> . 1			•
7	0	0	3	1	1	0	0 4	4	D J	. <u>C</u>	
8	0	1	0	0	0 1		1	0	0		
راه ا	0	1	0	1	0	1	0	0 0	Ď	1	
L11 -12	0	1 1	1	Ö	ð		O	0	91 91	0	
1.3	0	1	1	0 -	<u>. 4</u> 0		0	L L	80	Ö	
	ō	1	j	<u>i</u>	L	1	<u> </u>	4	40	1	
16	1	0	o ·	0	0 1	i i	۵	1	1.0	Ĺ	
			property address of the second state of the second state of	The section of the section is	THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER, THE OW			THE PARTY OF THE P	1-8/20/A/92	0	
14 18	1	0	O O	. 1	0	1	1	ď	8.0		




5. Convert the following octor numbers to hexadecimas.
Ø 1760-46.
s olution:
$(3760.46)^{3} = (3)^{16}.$
- Arst :
Changing octal into binary: 4 6.
1 7 6 0
001 111 110 000 100 110
$(1760.46)^8 = (77770000.100110).$
Now,
changing binary into hexadecimal: 0001 1111 0000 • 1001 1000
98.
<u> </u>
$(1760.46)_8 = (1F0.98)_{16}.$
(140.40.38 - (-) 10.
D. Chroos
B) 6055.263.
solution:
$(6055.263)_8 = (?)_{11}$
· charging octal to binary: 263
6 0 5 5 - 2
110 000 101 101 010 011
$\frac{1}{10000000000000000000000000000000000$
Now.
changing binary into hexadecimal:
1100 0010 1101 - 0101 1001 1000
<u>c 2 5 9 8</u>
$(6055.263)_8 = (C2D.593)_{16}$
16









					A-18 20 (1985)
9. Reduce the forlowing	ing expression	using k-1	Map		
f = A+B(A+B	+ D) (B+c) (B+(+ D)			
= A + (AB + B	(D) (B+c) (I	B+C+D1			
$= \overline{A} + (AB + B$	(BC+BD.	+ BC + C +	CD)	D 1 0 E	D+BEND
= A + ABBO	3D) (BC+BD.	ABBC+	BBCD+ B	CD + BC	0.0
= A + AB(+ ABC + ABC	D + BCD	+ 8607 0		
아이들이 하는 아들은 그가 없는 물을 살을 하는데 하는데 되었다. 그 그들은 그들은 그들은 그는 그들은 그는 그를 하는데 되었다.	BCD + ABCD				ABCD
$\Rightarrow ABC'D' + P$	ABCD + ABCD	+ ABCD			
= RBC'U + A	ARCD + MBCD		1.45	<u> </u>	
using k-Map,					
23"g + -4/,	p' c'o c	D CD			
A'B' 1					
AB.	1:	1]			
v. t.					
AB AB!					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
A B.		- 19 and 19 and			
F = ABCD	+ BCD + AB	د.			27.5
1 P. 2) - 10 Hzg 10 PC	man of P	ecoder!	The second secon		
1. Explain the ope 0. Difference betwee	on a MUX	and Di	EMUX	5123 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
o. Difference wellow		Company of the second		Hugh Care	
ALCONOCCOM	12x);	F Torres			
multiplexer CM	o see nito				
i) Many inputs	X ONC PAIR				
ii) Data select	and)				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
The state of the s	waal toniveri	וסא		1151	The second secon
(iv) When we	design Mux,	we don	+ need	addition	a Jun-
	V				











The order to verify equality comparaiscen,


X; should be equal to 1 i.e. X; = 1. X_i should $X_i = 1$ if and only if $A_i = B_i$ for all i = 0, 1, 2, 3. Therefore, the But, $X_i = 1$ if and only if $A_i = B_i$ and only if condition for A=B or Equality (EQ)=1 if and only if $A_3 = B_3 \Rightarrow (X_3 = 1)$, and $A_2 = B_2 = (x_2 = 1)$, and $A_1 = B_1 \Rightarrow (X_1 = 1)_1$ and Then the boolean expression for equality to be equal to 12' will be EQ = X3 X2 X1X0 -- (i) Then, we try to verify greater than comparison, GT(Greater than) = 1 if A>B. condition for A>B or GiT = 1 if and only if: HA3>B3 => A3=1 and B3 = 0; or A3=B3 and A27B2 or \rightarrow A3 = B3 and A2 = B2 and A1>B1 1 or L) Az=Bz and Az=Bz and AjzBj and Ao>Bo Therefore, GT= A3B3 + X 3 A2 B2 + X3 X2 A1B1 + X3 X2 X1 A0 B0 -X3 is written when A3=B3 as derived in equality semilary X2 and X1 are winten. for len than companion, LT = A3'B3 + X3 A2' B2 + X3 X2 A1'B1 + X3 X2 X1 A0'B0 - (111)




















R. Explain the PLA (Programmable Logic Array).

A combinational circuit may have Don't care conditions and when implemented with a ROM, a Don't care condition becomes an address input that will never occur. The words at the don't care address need not be programmed and maybe left in the original state. The result is that, not all the bit patterns available in the Rom are used, which maybe considered a maste of available considered. equipments. Thus, for cases ruhere no. of Don't care conditions

one excessive it is more economical to use a component called programmable logic array (PLA).

A PLA is similar to RAM in concept However, the PLA does not provide full olecoding of the variables and does not generate all the minterns as in the LOM. In PLA, the decoder is replaced by a group of AND gater, each of which can be programmed to generated a product term of the input variable.

input variable

nxk			e e	
po-o-o-o-	k produc		m sun	m links
0-0-	ternu		terny	
, inpuls) links	LAND	K×m	COR	m outputs
	gaten)	Linus	gater	
and the second s		Market and the second		

fig. PLA block diagram.

o e e verse e e e e e e e e e e e e e e e e e e				ting International Property	weren stelling			
					a.D-fli	pplop?	explain	
entalis, selektronen programment G N	low JK	flipflop can be	converte	d into	Nio flo		t grant	
	1. Identit	y avoilable	in Jew	le for	rege M	o slop.	flop.	
4 5	nustr Draw	the circuit	proble"	0				
1-121	Ci	lable flipflop uited flipflot	: JK	pupplop				
Chave	ncleristic	table for	D	flip flop		56		
and the state of t	(11)	D	Q1+12)					
	0	0	11	· · · · · · · · · · · · · · · · · · ·				
	0	1	0					
		0	1					
	1		—					
excitati	ion techli	e for avai	lable.	supplop!	الماطة وردها	on teu	nle:	
e khow,	Q (+)	0(++1)	J	K	TO A PROSTED AS DESAMA	The the state	QnH	
	0	0	0	<u> </u>	Q n	<u>D</u>	Carlon A. A.	Λ.
	0	1		<u> </u>	1 8 O	0.		. 0
	1	0	×	<u>. N. 1</u>	0		<u> </u>	
	1	1	×	Ο,		0	0	·×
			- 180 A 785 t					<u> </u>
and the company of the control of th					2.13			

